A Graphical User Interface(GUI) implemented Low-pass continous time Sigma-delta ADC with improved SNR & ENOB
نویسندگان
چکیده
Sigma Delta ADC is better than Nyquist Rate Converters as they give better Resolution with low signal bandwidth. Sigma-delta ADCs are traditionally used in audio applications ranging up to 20 KHz. ADC based on sigma-delta modulators is attractive for VLSI implementation because they are less dependent to circuit non-idealities like clock Jitter and component mismatch. However, non-idealities become great challenges to the designer, especially at high sampling frequency. This paper presents the GUI representation along with the Simulink model with nonidealities to give better SNR and ENOB Keywords—ADC, ENOB,Non-idealities, Sigma-delta modulator,SNR.
منابع مشابه
Design and Implementation of Decimation Filter for 15-bit Sigma-Delta ADC Based on FBGA
A 15 bit Sigma-Delta ADC for a signal band of 40K Hz is designed in MATLAB Simulink and then implemented using Xilinx system generator tool. The second order SigmaDelta modulator is designed to work at a signal band of 40 KHz at an Oversampling ratio (OSR) of 128 with a sampling frequency of 10.24 MHz. The proposed decimation filter design is consists of a third order Cascaded Integrator Comb f...
متن کاملA Continuous-Time Band-Pass Σ∆ Modulator Implemented in 0.35u BiCMOS using Transmission Lines
This work presents experimental results of a 6 order band-pass continuous-time sigma-delta modulator that uses transmission lines as resonators. It has been implemented in 0.35u SiGe BiCMOS technology. The modulator tolerates two clock cycles of excess loop delay and has similar clock jitter sensitivity than that of an equivalent switched capacitor solution. The ADC operates at a sampling rate ...
متن کاملContinuous-Time Sigma-Delta ADC in 1.2-V 90-nm CMOS with 61-dB Peak SNDR and 74-dB Dynamic Range in 10-MHz Bandwidth
This paper describes a continuous-time sigma-delta (CTSD) analogue-to-digital converter (ADC) with 14-bit resolution, and a full-scale input of 1.0 V p-p differential. The circuit is implemented in an 8-layer 90-nm 1.2-V CMOS process. Integrated into the macro is a low-jitter clock generator (LC-PLL). The macro is configurable to allow various oversampling ratios and signal bandwidths, which ma...
متن کاملDesign of Fifth Order Continuous Time-delta Sigma Adc Using Simsides
This paper brief the use of very high precision Noise shaping sigma delta modulation techniques for high applications that require a signal-to-noise ratio and high resolution. A continuous-time delta-sigma A/D modulator with OSR of 40, signal bandwidth of 1.5625 MHz and clocked at 500MHz is implemented. This achieves 78 dB SNR and 12 bits of resolution.
متن کاملSigma-Delta Modulator Design and Analysis for Audio Application
A Sigma-delta modulator is designed in 180nm CMOS process for digital Audio applications. This design is simulated on S-Edit of Tanner EDA tool. In this design continuous time sigma-delta modulator is implemented to reduce the noise problem. This sigma-delta modulator also helps to reduce power consumption of circuit. In these design two stage op-amps is used to implement modulator. Also this d...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
عنوان ژورنال:
دوره شماره
صفحات -
تاریخ انتشار 2014